eeTimes
eeTimes
eeTimes eeTimes
Forgot password Register
Print - Send - -

Power

Average current limit balances center point of half-bridge input caps

May 13, 2010 | Ajay Hari and Robert Oppen
Average current limit balances center point of half-bridge input caps
Half-bridge DC-DC converter topology suffers from the input capacitor divider imbalance during an overload event. This results in over design of components, adding to design cost. The average current limit is proposed to balance the input capacitor divider during an overload event while retaining all of the other features of traditional half-bridge controllers.







Please login to post your comment - click here
Technical papers
READER OFFER

The Spartan-6 FPGA embedded kit offered by Xilinx in this month's reader offer is based on the company's Spartan-6 LX45T FPGA. It contains an extensible development board and the key tools and IP needed for embedded development.

The reference designs and software/hardware tutorials provided with this kit will give a jump-start to your development. The package worth 735 Euros includes a ROHS compliant SP605 base board including the XC6SLX45T-FGG484 -3 FPGA, the ISE Design Suite device-locked for the Spartan-6 LX45T FPGA and numerous other tools.

READER OFFER

This month, Xilinx is giving away one such kit, worth 735 Euros, for EETimes Europe's readers to win.

And the winners are...

In our previous reader offer, Cypress was giving away three PsoC3 development boards, worth USD 249 each.

Lucky winners include Mr. M. Casartelli from Italy, Mr J. Pirkin from Belgium and Mr. L. Vagasi from Hungary. All should be receiving their kits soon. Let's wish them some interesting findings with their projects.

Poll
About the smart grid and solar energy

All material on this site Copyright © 2009 - 2010 European Business Press SA. All rights reserved.
This site contains articles under license from EETimes Group , a division of United Business Media LLC.