Power
Isolated Supply Overview and Design Trade-Offs
February 11, 2010 | David Baba, National Semiconductor
The design of the power architecture within the communications infrastructure market consists of many trade-offs and design considerations. Multiple factors such as input and output voltage, output current, space constraints, efficiency, as well as the priority the designer places on each of these needs, determine which topology should be used. This article addresses design considerations from a topology selection perspective, providing an overview of each topology's operation and the solution that is best implemented given the system's needs and the trade-offs involved.
Basic topology descriptions are provided along with waveforms. Equations are also provided which are useful for determining RMS ripple currents and losses in the pass elements.
David Baba
National Semiconductor
Please login to post your comment - click here
Related Papers
Technical papers
READER OFFER
The Spartan-6 FPGA embedded kit offered by Xilinx in this month's reader offer is based on the company's Spartan-6 LX45T FPGA. It contains an extensible development board and the key tools and IP needed for embedded development.
The reference designs and software/hardware tutorials provided with this kit will give a jump-start to your development. The package worth 735 Euros includes a ROHS compliant SP605 base board including the XC6SLX45T-FGG484 -3 FPGA, the ISE Design Suite device-locked for the Spartan-6 LX45T FPGA and numerous other tools.
READER OFFER
This month, Xilinx is giving away one such kit, worth 735 Euros, for EETimes Europe's readers to win.
Poll
All material on this site Copyright © 2009 - 2010 European Business Press SA. All rights reserved.
This site contains articles under license from EETimes Group , a division of United Business Media LLC.
This site contains articles under license from EETimes Group , a division of United Business Media LLC.




